Knowledge Graphs, the Missing Link in Agentic AI-based Formal Verification
Formal Verification (FV) is a critical process in hardware design that ensures a system behaves correctly under all possible conditions. While Large Language Models (LLMs) have shown promise in automating the creation of SystemVerilog Assertions (SVAs)—the building blocks of formal verification—they often struggle with ambiguous specifications and complex hardware details. This paper introduces a verification-centric Knowledge Graph (KG) approach that links design requirements, RTL code, and formal tool feedback into a structured, queryable format. By using this graph as a "source of truth," a multi-agent system can generate more accurate assertions and perform iterative refinements to fix errors and improve coverage.
Bridging the Gap Between Specs and Code
A major challenge in AI-assisted verification is the "grounding" problem: LLMs often treat specifications and hardware code as disconnected text, leading to syntax errors and semantic mismatches. This research addresses this by extracting structured Intermediate Representations (IRs) from the design. These IRs act as a bridge, mapping natural-language requirements to specific hardware signals and module hierarchies. By organizing this data into a Knowledge Graph, the system provides the AI with a clear, traceable context, ensuring that the generated assertions are grounded in the actual design implementation rather than just general language patterns.
Multi-Agent Refinement Loops
The methodology employs a team of specialized AI agents that work together to manage the verification lifecycle. Instead of relying on a single prompt, the system uses agents for specific tasks: interpreting requirements, grounding signals, synthesizing temporal logic, and debugging. The system drives three distinct refinement loops:
Syntax Repair: Uses tool diagnostics to automatically fix compilation errors.
CEX-Guided Correction: Uses Counterexamples (CEXs) from the formal tool to trace failures and adjust assertions.
Coverage-Directed Augmentation: Analyzes coverage reports to identify gaps and generate new properties to verify previously untested logic.
Performance and Results
The approach was evaluated across seven benchmark designs, including FIFOs, ALUs, and Binary Search Trees. The results demonstrate that the Knowledge Graph-based context retrieval consistently produces compilable SVAs with minimal manual intervention. The system achieved formal coverage ranging from 78.5% to 99.4%. The use of the KG significantly reduced common front-end issues like incorrect signal references or macro mismatches, making the verification workflow more reliable and repeatable.
Current Limitations
While the system is highly effective at generating and fixing standard assertions, the authors note that complex designs remain challenging. Specifically, properties requiring deep temporal reasoning, global data-structure invariants, or complex arithmetic logic still exceed the current capabilities of LLMs. Additionally, the convergence of the refinement loops is design-dependent; while some designs see significant improvements through automated patching, others require more sophisticated, inductive reasoning strategies that are currently beyond the scope of local, agent-based correction.
Comments (0)
to join the discussion
No comments yet
Be the first to share your thoughts!